

# Novel FD SOI Devices Structure for Low Standby Power Applications

Ming-Wen Ma<sup>a</sup>, Tien-Sheng Chao<sup>b</sup>, Kuo-Hsing Kao<sup>b</sup>, Jyun-Siang Huang<sup>b</sup> and Tan-Fu Lei<sup>a</sup>

<sup>a</sup> Inst. and Dept. of Electronics Eng., National Chiao Tung Univ., Hsinchu, Taiwan, R.O.C  
1001 Ta-Hsueh Road Hsinchu, Taiwan 30050, R.O.C, tlei@faculty.nctu.edu.tw

<sup>b</sup> Inst. and Dept. of Electrophysics, National Chiao Tung Univ., Hsinchu, Taiwan, R.O.C,  
tschao@mail.nctu.edu.tw

## ABSTRACT

In this paper, full-depleted SOI devices with source/drain extension shift and high- $\kappa$  offset spacer were investigated in detail. The calculated results show that the source/drain extension shift can decrease off-state leakage current  $I_{off}$  significantly by utilizing the extra electron barrier height in source/drain extension shift region to reduce standby power dissipation. However, the on-state driving current  $I_{on}$  is also sacrificing simultaneously. In order to overcome this drawback, the high- $\kappa$  offset spacer is used to increase the on-state driving current  $I_{on}$  effectively due to the enhanced vertical fringing electric field to elevate the channel voltage drop and reduce series resistance. Consequently, a nanoscale FD SOI device with 8-nm S/D extension shift and  $TiO_2$  offset spacer can possess high driving current  $I_{on}$  and ultra-low leakage current  $I_{off}$  about 0.003 times lower than conventional SOI structure.

**Keywords:** Silicon-on-insulator (SOI), S/D extension shift, high- $\kappa$  offset spacer dielectric, fringing electric field.

## 1 INTRODUCTION

High-performance and low-power transistors with high on-state driving current  $I_{on}$  and low off-state leakage current  $I_{off}$  are required for state-of-the-art CMOS technology [1]. Full-depleted silicon-on-insulator (FD SOI) devices have been anticipated to play a significant role for next generation technology. According to International Technology Roadmap for Semiconductors (ITRS) [1], the 65-nm node SOI processes with 32-nm channel length and 12-Å oxide thickness could be the mainstream CMOS technology. Until now, lots of efforts have been devoted to it in recent years [2]-[6]. For nanoscale MOSFETs, standby leakages current  $I_{off}$  has become serious challenges to the reliable circuit design. However, high on-state driving current  $I_{on}$  and low off-state leakage current  $I_{off}$  would not be obtained simultaneously. Therefore, a novel technology for achieving this target is required urgently. Here, we find that the source/drain (S/D) extension shift away from the gate edge can provide an extra electron barrier height to decrease the off-state leakage current  $I_{off}$ . However, this method will result in an ultra-high series resistance when device operates in on-state to degrade the on-state driving current  $I_{on}$ . In order to improve the on-state driving current

$I_{on}$ , many high- $\kappa$  materials are employed widely as the gate dielectric to increase the gate capacitance [7]-[9]. Recently, high- $\kappa$  material has been used as the offset sidewall spacer dielectrics to improve the on-state driving current  $I_{on}$  for the thin-film transistors (TFTs) [10][11]. In the same way, we can utilize S/D extension shift to reduce the off-state leakage current  $I_{off}$  and to improve the on-state driving current  $I_{on}$  by using high- $\kappa$  offset sidewall spacer.

In this paper, the 65-nm node SOI devices with different S/D extension shifts and offset sidewall spacer dielectrics are studied by two-dimensional (2-D) device simulator MEDICI [12]. Finally, the optimized structure is derived to obtain the high on-state driving current  $I_{on}$  and ultra-low off-state leakage current  $I_{off}$  simultaneously.




Figure 1. The FD SOI device structure with shifted source/drain extension.

## 2 SIMULATION PROCEDURE

Nanoscale SOI device structure used in MEDICI simulation is with a channel length of 32-nm, gate oxide thickness of 12-Å, offset sidewall spacer width of 30-nm, and body thickness of 15-nm [1][6], respectively. Five shifts in S/D extension from the gate edge, -5, 0, 5, 10 and 15-nm are used to investigate the off-state leakage current  $I_{off}$ . In order to utilize fringing electric field to improve the on-state driving current  $I_{on}$ , different dielectric constant ( $\kappa$ ) of the offset spacer on the fringing electric field of the device, including air ( $\epsilon_r=1$ ),  $SiO_2$  ( $\epsilon_r=3.9$ ),  $Si_3N_4$  ( $\epsilon_r=7.5$ ),  $HfO_2$  ( $\epsilon_r=25$ ) and  $TiO_2$  ( $\epsilon_r=80$ ), were used. Note that the

width of spacer was fixed at 30-nm in the simulation [6].

### 3 RESULTS AND DISCUSSION

Figure 1 shows the FD SOI device structure with a shifted S/D extension. This shifted S/D extension results in a significant decrease of the off-state leakage current  $I_{off}$ , i.e.  $V_{GS}=0V$  and  $V_{DS}=1.0V$ , as shown in Fig. 2. Figure 2 indicates a great reduction in the off-state leakage current  $I_{off}$  by several orders with widened shift-width. It is because the shifted S/D extension region yields a extra p-type region outside the gate edge to provide a much lower surface channel potential, as shown in Fig. 3, to increase the electron barrier height, resulting in reducing the off-state leakage current  $I_{off}$ . This electron barrier height is significantly increased with the widened S/D extension shift, resulting in a progressive reduction of the off-state leakage current  $I_{off}$  as shown as Fig. 2.




Figure 2. The  $I_{DS}-V_{GS}$  curve with different source/drain extension shift.




Figure 3. The surface channel potential with different source/drain extension shift in off-state.

However, Fig. 2 also indicates that the degradation in the on-state driving current  $I_{on}$ , i.e.  $V_{GS}=1.0V$  and  $V_{DS}=1.0V$ , happens simultaneously with the widened S/D extension shift. This degradation of the on-state driving current  $I_{on}$  has many accounts. The dominant account is that the widened S/D extension shift introduces a series resistance  $R_{S/D}$  because of the extra p-type region. This extra p-type surface region could be inverted by the assistant of the vertical fringing electric field via the offset sidewall spacer.




Figure 4. The surface channel potential with different source/drain extension shift in on-state.




Figure 5. The surface channel potential with 10nm extension shift and different high- $\kappa$  offset spacer in on-state.

The inversion layer in shifted S/D extension region maybe not formed as the extra p-type region is too wide or the vertical fringing electric field is too weak to introduce enough minority carriers. Therefore, the devices would turn on difficultly when the S/D extension shift is over 10-nm as shown in Fig. 2. Therefore, we can expect that this introduced electron barrier height could not be surmounted as the devices are in on-state as shown in Fig. 4. Figure 4

apparently indicates that two electron barrier heights exist in S/D extension shift region as the shift is over 10-nm.




Figure 6. Electron concentration of surface channel with different spacer dielectrics in on-state region.




Figure 7. The  $I_{DS}-V_{GS}$  characteristics of four dielectric offset spacer SOI devices.

Although the off-state leakage current  $I_{off}$  and on-state driving current  $I_{on}$  decrease at the same time, the reduction magnitude of on-state driving current  $I_{on}$  is not as much as off-state leakage current  $I_{off}$  when the shifted width is below 10-nm. To optimize devices' performance, one can try to improve the slight degradation in on-state driving current  $I_{on}$  and maintain much lower off-state leakage current  $I_{off}$  by adopting suitable shift-width. As mentioned above, high- $\kappa$  materials are used as the offset sidewall spacer dielectrics to enhance this vertical fringing electric field. Consequently, using the high- $\kappa$  spacer to enhance the vertical fringing electric field for an improved on-state driving current becomes the most feasible approach. Figure 5 shows the surface channel potential with fixed 10-nm S/D extension shift and different high- $\kappa$  offset sidewall spacers in the on-state. With the offset sidewall spacer dielectric constant

increasing, the vertical fringing electric field was significantly enhanced to elevate the surface channel potential, resulting in reducing the electron barrier height in S/D extension shift region efficiently as shown in Fig. 5. Moreover, this enhanced vertical fringing electric field can increase the voltage drop across the surface channel and induce more minority carriers in the S/D extension shift region, including S/D extension region, to ensure the complete inversion of the extra p-type region and reduce the series resistance significantly as shown in Fig. 6.

Figure 7 shows the  $I_{DS}-V_{GS}$  characteristics of different offset sidewall spacer dielectrics. It indicates a great improvement of on-state driving current  $I_{on}$  and subthreshold swing by using high- $\kappa$  dielectric as offset sidewall spacer. Similarly, the off-state leakage current  $I_{off}$  is also degrading with the increasing of on-state driving current. However, it is still useful as both technologies of high- $\kappa$  offset sidewall spacer and shifted S/D extension are collocating. For an ultra-low off-state leakage current  $I_{off}$  with constant high on-state driving current  $I_{on}$  design requirement, a 8-nm shift of S/D extension shift region with  $TiO_2$  high- $\kappa$  offset sidewall spacer device can perform. Consequently, a nanoscale FD SOI device with 8nm S/D extension shift and  $TiO_2$  offset spacer can possess high on-state driving current  $I_{on}$  and ultra-low off-state leakage current  $I_{off}$  about 0.003 times lower than conventional SOI structure is derived as shown in Fig. 8.




Figure 8. The  $I_{DS}-V_{GS}$  characteristics of  $SiO_2$  spacer with zero extension shift and  $TiO_2$  offset spacer with 8nm extension shift, respectively.

## 4 CONCLUSIONS

A novel nanoscale FD SOI structure possesses ultra-low off-state leakage current  $I_{off}$  and keeps high on-state driving current  $I_{on}$  is proposed for the first time. It utilizes the shifted S/D extension region to provide an extra electron barrier height to reduce off-state leakage current  $I_{off}$ . In addition, high- $\kappa$  offset sidewall spacer is used to elevate the

voltage drop across surface channel and reduce series resistance to improve on-state driving current  $I_{on}$  significantly. This method provides a feasible approach to achieve both low standby current  $I_{off}$ , while maintaining high driving current  $I_{on}$  simultaneously. Consequently, a 65-nm node FD SOI device with 8-nm S/D extension shift and  $TiO_2$  offset spacer can possess high on-state driving current  $I_{on}$  and ultra-low off-state leakage current  $I_{off}$  about 0.003 times lower than conventional SOI structure. This structure is one of the promising devices to be considered for next generation devices or beyond.

## 5 ACKNOWLEDGEMENT

This work is supported by the National Science Council, Taiwan, under contract No: NSC-94-2215-E-009-071.

### REFERENCES

- [1] *International Technology Roadmap for Semiconductors 2003*.
- [2] B. Doris, M. Jeong, H. Zhu, Y. Zhang, M. Steen, W. Natzle, S. Callegari, V. Narayanan, J. Cai, S. H. Ku, P. Jamison, Y. Li, Z. Ren, V. Ku, D. Boyd, T. Kanarsky, C. D'Emic, M. Newport, D. Dobuzinsky, S. Deshpande, J. Petrus, R. Jammy, and W. Haensch, "Device design considerations for ultrathin SOI MOSFETs," in *IEDM Tech. Dig.*, 2003, pp. 631–634.
- [3] A. Vandooren, A. Barr, L. Mathew, T. R. White, S. Egle, D. Pham, M. Zavala, S. Samavedam, J. Schaeffer, J. Conner, B.-Y. Nguyen, B. E. White Jr., M. K. Orlovski, and J. Mogab, "Fully-depleted SOI devices with TaSiN gate,  $HfO_2$  gate dielectric, and elevated source/drain extensions," *IEEE Electron Device Lett.*, vol. 24, no. 5, pp. 342–344, May 2003.
- [4] H. Y. Chen, C. Y. Chang, C. C. Huang, T. X. Chung, S. D. Liu, J.-R. H.Y.-H Liu, Y. J. Chou, H. J. Wu, K. C. Shu, C. K. Huang, J. W. You, J. J. Shin, C. K. Chen, C. H. Lin, J. W. Hsu, B. C. Perng, P. Y. Tsai, C. C. Chen, J. H. Shieh, H. J. Tao, S. C. Chen, T. S. Gau and F. L. Yang, "Novel 20nm hybrid SOI/bulk CMOS technology with  $0.183\mu m^2$  6T-SRAM cell by immersion lithography," in *VLSI Tech. Dig.*, 2005, pp. 16-17.
- [5] F. L. Yang, C. C. Huang, C. C. Huang, T. X. Chung, H. Y. Chen, C. Y. Chang, H. W. Chen, D. H. Lee, S. D. Liu, K. H. Chen, C. K. Wen, S. M. Cheng, C. T. Yang, L. W. Kung, C. L. Lee, Y. J. Chou, F. Y. Liang, L. H. Shiu, J. W. You, K. C. Shu, B. C. Chang, J. J. Shin, C. K. Chen, T. S. Gau, P. W. Wang, B. W. Chan, P. F. Hsu, J. H. Shieh, S. K.-H. Fung, C. H. Diza, C.-M. M. Wu, Y. C. See, B. J. Lin, M.-S. Liang and J. Y.-C. Sun, C. Hu, "45nm node planar-SOI technology with  $0.296\mu m^2$  6T-SRAM cell," in *VLSI Tech. Dig.*, 2004, pp. 8-9.
- [6] F. L. Yang, C. C. Huang, H. Y. Chen, J. J. Liaw, T. X. Chung, H. W. Chen, C. Y. Chang, C. C. Huang, K. H. Chen, D. H. Lee, H. C. Tsao, C. K. Wen, S. M. Cheng, Y. M. Sheu, K.W. Su, C. C. Chen, T. L. Lee, S. C. Chen, C. J. Chen, C. H. Chang, J. C. Lu, W. Chang, C. P. Hou, Y. H. Chen, K. S. Chen, M. Lu, L. W. Kung, Y. J. Chou, F. J. Liang, J. W. You, K. C. Shu, B. C. Chang, J. J. Shin, C. K. Chen, T. S. Gau, B. W. Chan, Y. C. Huang, H. J. Tao, J. H. Chen, Y. S. Chen, Y. C. Yeo, S. K.-H. Fung, C. H. Diaz, C.-M. M. Wu, B. J. Lin, M.-S. Liang, J. Y.-C. Sun and C. Hu, "A 65nm node strained SOI technology with slim spacer," in *IEDM Tech. Dig.*, 2003, pp. 27.2.1–27.2.4.
- [7] N. Lu, H.-L. Li, M. Gartner, D.-L. Kwong, "Improved device performance and reliability in high  $\kappa$  HfTaTiO gate dielectric with TaN gate electrode," *IEEE Electron Device Lett.*, vol. 26, no. 11, pp. 790–795, Nov. 2005.
- [8] K. Torii, T. Kawahara, K. Shiraishi, "Improvement of interfacial layer reliability by incorporation of deuterium into HfAlOx formed by  $D_2O$ -ALD," *IEEE Electron Device Lett.*, vol. 26, no. 10, pp. 722–724, Oct. 2005.
- [9] B. Doris, Y. H. Kim, B. P. Linder, M. Steen, V. Narayanan, D. Boyd, J. Rubino, L. Chang, J. Sleight, A. Topol, E. Sikorski, L. Shi, L. Wong, K. Babich, Y. Zhang, P. Kirsch, J. Newbury, J. F. Walker, R. Carruthers, C. D'Emic, P. Kozlowski, R. Jammy, K. W. Guarini, M. Leong, "MOS technology with metal gate and high- $\kappa$ ," in *VLSI Tech. Dig.*, 2005, pp. 214-215.
- [10] Z. Xiong, H. Liu, C. Zhu, J. K. O. Sin, "Characteristics of high- $\kappa$  spacer offset-gated polysilicon TFTs," *IEEE Trans. Electron Devices*, vol. 51, pp. 1304-1308, Aug, 2004.
- [11] Z. Xiong, H. Liu, C. Zhu and J. K. O. Sin, "A novel self-aligned offset-gated polysilicon TFT using high- $\kappa$  dielectric spacers," *IEEE Electron Device Lett.* vol. 25, no. 4, pp. 194-195, 2004.
- [12] *User's Manual for MEDICI Two-Dimensional Device Simulation*, Synopsis Co., 2003.